Abstract: In this paper, several types of iterative learning control (ILC) schemes for hard disk drive (HDD) control, including previous cycle learning (PCL), current cycle learning (CCL) and their combination, are designed and analyzed under the sampled-data environment. The feedback loop of the CCL stabilizes the system in time domain while the PCL guarantees the convergence along the iteration axis. Therefore, the combination of these two schemes is applied and the effectiveness of the scheme is illustrated through simulations and experiments.
INTRODUCTION
Iterative Learning Control (ILC) was first introduced and applied by Arimoto and his coworkers in 1984 (Arimoto and Miyazaki, 1984) . More and more intention has been given to this new method and many ILC algorithms have been proposed hitherto. In general, ILC is a technique for improving the performance of systems or processes that operate repetitively over a fixed time interval. In practice, this defines a broad class of systems to which the technique can be applied (Moore, 1993) .
Hard disk drives (HDDs), serve as an important data storage medium for data processing systems, require high precision control and complete rejection of disturbances. Among plenty of research work in this area, repeatable run-out (RRO) compensation attracts much attention. Since RRO is a repeatable signal with finite interval and it has consistent initial condition, RRO compensation is actually under a repetitive control environment. Therefore, ILC schemes are the best so- lution for such systems in practical because they could achieve perfect tracking performance in the finite time interval (Tae-Jeong Jang and Ahn, 1995) , (S.M. Zhu and Low, n.d.) , (Jung-Ho Moon and Chung, 1996) . Due to the more and more common applications of computer control, the ILC has been investigated in discrete time for a long time (Kurek and Zaremba, 1993) , (Saab, 1995b) , (Bien and Xu, 1998) . Most ILC schemes can be classified into previous cycle learning (PCL), current cycle learning (CCL) or their combinations. The essential difference between PCL and CCL is the introduction of feedback loop in CCL. The latter becomes robust to the tracking error. However, CCL is not suitable for learning with sampled delay and does not guarantee the learning convergence. On the other hand, PCL is a noncausal system. It can compensate the sampled delay easily and therefore guarantee the learning convergence. The PCL is open loop system with no robustness. A combination scheme, namely previous and current cycle learning (PCCL) scheme, is therefore introduced. The PCCL guarantees the learning convergence while keep the system robust. In this work, design and analysis of CCL, PCL and PCCL will be conducted for HDD RRO compensation.
The paper is organized as follows. In Section 2, for a given HDD model, CCL and PCL schemes are discussed in sampled data systems. In Section 3, the PCCL scheme is designed and analyzed based on the system stability and learning convergence. To illustrate the effectiveness of the schemes, simulations and experiments are conducted. Finally, the conclusion is drawn in Section 4. 
where, is the system gain of the HDD, Ì × is the sampling period. The Þ-domain transfer function is obtained by zero order hold (ZOH) method.
Sampled data CCL
It is known that the CCL scheme best fits the RRO compensation problem for HDD in the continuous time (Jian-Xin Xu and Zhang, 2001) for it can eliminate the RRO disturbance effectively with relative degree 1. In sampled data systems, the convergence condition of CCL is however different . Suppose that the discrete updating law of CCL scheme at · ½ Ø iteration is However, when learning carries on, the system sampling delay will gradually degrade the learning performance. As shown in Fig. 2 , the controller signal
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Fig. 2. Initial errors in one iteration
obtain at Ø sample can only function at the period between the Ø and · ½ Ø sample. Applying resetting condition, ´¼µ ¼, Ù´¼µ ¼, the controller signal between the ¼ Ø and ½ ×Ø sample is zero. At ½ ×Ø sampled instant, the error is no longer zero (which is ¡ ´½µ shown in Fig. 2 , denoted as initial error). We should note that this initial error ¡ ´½µ is constant since we assume the tracking error is periodic signal and the learning is an iterative procedure. Therefore, the updated controller signal will be summed up at the ½ ×Ø sampled instant and diverging to infinity along the iteration axis. Since the CCL scheme is a causal system, it could never make up this initial error caused by sampling delay.
Suppose at Ø iteration, the initial error is ¡ ´½µ.
According to the updating law of CCL in (2),
At the first iteration, there is nothing in the memory, Ù ¼´½ µ ¼. Hence, the controller signal at the ½ ×Ø sampled instant will go divergence because of the integral action of the ILC law (3) along the iteration axis whenever Ã Ô ´½µ · Ì ´½µ constant ¼. Considering the system control delay in a practice system whereby in computing Ù ´ µ only ´ ½µ is available. The controller signal will go divergence due to the same reason at the ¾ Ò sampling instant ¾ (shown as the dotted curve of Ù ¼ ´ µ in Fig. 2 ).
Sampled data PCL
To solve the sampled data delay problem, it needs a non-causal compensation scheme. The PCL scheme is hence employed. It is well known that the discretetime PCL scheme can compensate for any relative degrees (Xu, 1997) , (Hwang and Oh, 1991) . Since the discrete-time HDD has relative degree one (from (1)), the updating law of PCL in discrete system is
Note that the error information of one sample ahead from previous iteration is used to update the controller input signal. A drawback of PCL is its open loop nature. When it is applied to the HDD system, which is essentially a double integrator, the PCL could be unstable within each iteration, i.e., diverges, in the time domain. The simulation result of PCL is shown in Fig. 5 As the result shown, the PCL tends to diverge in each iteration. This slows down the learning convergence speed along the iteration axis.
3. SAMPLED DATA PCCL SCHEME Since the CCL scheme constructs a causal system, it could not eliminate the initial error caused by sampled data delay in a discrete-time system. However, the feedback loop in this scheme can stabilize the HDD system in time domain. On the other hand, the PCL scheme is a non-causal system, which means the data at any sampling point from the previous iterations are available. In this way, the initial error can be eliminated. From the properties of these two schemes, a combination scheme, namely the previous and current cycle learning (PCCL) scheme, is therefore introduced in discrete time.
For a HDD system shown in (1), the design is conducted in two steps. First, a proper PD controller is chosen to stabilize the system. Then, the previous information is used to improve the learning performance. The formulation is shown as (Fig. 7 -9) show the absolute values of three roots Þ ½ , Þ ¾ and Þ ¿ w.r.t. Ã Ð and Ì Ð . The figures show that there is a feasible region for Ã Ð and Ì Ð to ensure the absolute values of all three roots of Þ strictly less than 1 simultaneously (i.e., all the poles of (6) are within unit circle). 
Learning design in iteration domain
The next step in PCCL design is to show the PCL part is convergent along the iteration axis.
The transfer function of the HDD plant shown in (1) has a relative degree of 1. Considering there is one system control delay in the system, the updating law of the PCL should be ½. This plays a role as one step prediction advanced in iteration domain such that the one step system sampling delay can be compensated.
Let us now verify the convergence condition of the PCL scheme. Define the CCL close-loop transfer function as and the PCL scheme transfer function as È Ð . Thus, in sampled data system,
According to the updating law of PCL,
Applying Þ-transform to (8) and (9) The simulation for RRO fundamental harmonics compensation is shown in Fig. 11 . The frequency of the RRO fundamental harmonics ¼ ¼ Hz. In the simulation Ã Ô Ð Ã Ð ½ ¼ ¢ ½¼ ¿ and Ì Ô Ð Ì Ð ¼ ¢ ½¼ . The PCCL scheme is shown stable and convergence for these values chosen. The system converges in iteration domain and meanwhile improves performance in the time domain as well.
Experiments
The experiment set contains a Maxtor hard disk prototype (Model 51536U3), a Laser Doppler Vibrometer (LDV) and a TMS320 Digitial Signal Processor (DSP). In the experiment, the computer generated control signals and disturbance signals (RRO) are sent to the VCM in the HDD head positioning circuit by the DSP. The R/W head is driven by the motor and the head positioning signals are measured by LDV and sent back to the computer through DSP. In the experiment, we use computer generated RRO rather than the RRO in a real HDD in order to simplify the system disturbance, so that we can focus on the RRO elimination and consider either single or multiple harmonics. Due to the environment noise, the experimental results were analyzed in frequency domain. 
CONCLUSION
Stability and learning convergence are two most concerned problems when applying iterative learning control (ILC) schemes to HDD RRO compensations. In this paper, several types of ILC schemes have been analyzed. It is observed that the feedback loop of current cycle learning (CCL) scheme stabilizes the HDD system. The previous cycle learning (PCL) scheme can guarantee the convergence condition for RRO compensations. Therefore, a combination scheme, previous and current cycle learning (PCCL) scheme, has been employed. Its stability and convergency properties are verified through both the theoretical analysis and experiments.
APPENDIX
According to (10), define ½ È Ð´Þ µ ´ÞµÞ ÒÙÑ´Þµ Ò´Þµ
